I found this worklog while working on a similar project, so I happen to have some information that may be of use regarding the RDRAM. On the PCBs that used the EE+GS chips, Sony followed the default recommended RDRAM layout given by Rambus almost verbatim. This makes deciphering their design...